crypto: x86/aes-ni - remove special handling of AES in PCBC mode

Browse source

For historical reasons, the AES-NI based implementation of the PCBC
chaining mode uses a special FPU chaining mode wrapper template to
amortize the FPU start/stop overhead over multiple blocks.

When this FPU wrapper was introduced, it supported widely used
chaining modes such as XTS and CTR (as well as LRW), but currently,
PCBC is the only remaining user.

Since there are no known users of pcbc(aes) in the kernel, let's remove
this special driver, and rely on the generic pcbc driver to encapsulate
the AES-NI core cipher.

Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>

...

This commit is contained in:

Ard Biesheuvel 2018-09-24 14:48:16 +02:00 • committed by Herbert Xu

parent 79517e8f8e

commit 944585a64f

4 changed files with 2 additions and 243 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

arch/x86/crypto/Makefile

View file

32

arch/x86/crypto/aesni-intel_glue.c

View file

209

arch/x86/crypto/fpu.c

View file

2

crypto/Kconfig

View file