drm/i915/cdclk: Implement Wa_13012396614

Browse source

A new workaround was defined for Xe3_LPD, which requires a tweak on how
we handle MDCLK selection.  Implement it.

Reviewed-by: Dnyaneshwar Bhadane <dnyaneshwar.bhadane@intel.com>
Link: https://patch.msgid.link/20251222-display-wa-13012396614-timing-of-mdclk-source-selection-v1-2-a2f7e9447f7a@intel.com
Signed-off-by: Gustavo Sousa <gustavo.sousa@intel.com>

...

This commit is contained in:

Gustavo Sousa 2025-12-22 19:18:48 -03:00

parent 67ccf6c60b

commit 968290fa8a

3 changed files with 31 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

31

drivers/gpu/drm/i915/display/intel_cdclk.c

View file

2

drivers/gpu/drm/i915/display/intel_display_wa.c

View file

1

drivers/gpu/drm/i915/display/intel_display_wa.h

View file