arm64: dts: stratix10: use the "altr,socfpga-stmmac-a10-s10" binding

Browse source

Because of register and bits difference for setting PHY modes, PTP reference
clock, and FPGA signalling, the Stratix10 SoC needs to use the
"altr,socfpga-stmmac-a10-s10" binding to set the correct modes.

On Stratix10, each EMAC has its own register for PHY modes, and they all have
the same offset, thus we can use the 2nd parameter to specify the offsets
for the FPGA signal bits.

Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>

...

This commit is contained in:

Dinh Nguyen 2019-05-16 17:30:00 -05:00

parent cca3731e02

commit 9aa0cae1d4

1 changed files with 5 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

10

arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi

View file