ARM: tegra: change pll_p_out4's rate to 24MHz

Browse source

pll_p_out4 is used on all/most Tegra boards to drive the cdev2 output pin
to provide a reference clock to a ULPI USB PHY. This reference clock must
run at 24MHz, and the cdev2 output has no additional dividers.

Remove board-paz00.c's now-duplicate initialization of this clock.

Reported-by: Marc Dietrich <marvin24@gmx.de>
Signed-off-by: Stephen Warren <swarren@nvidia.com>

...

This commit is contained in:

Stephen Warren 2012-04-12 14:13:05 -06:00

parent 7ff4db0967

commit 9abafa021e

2 changed files with 1 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

arch/arm/mach-tegra/board-paz00.c

View file

2

arch/arm/mach-tegra/common.c

View file