arm64: dts: st: add power domain on stm32mp25

Browse source

Add power domains on STM32MP25x SoC for supported low power modes:
- CPU_PD0/1: domain for idle of each core Cortex A35 (CStop)
- CLUSTER_PD: D1 domain with Stop1 and LP-Stop1 modes support when
  the Cortex A35 cluster and each device assigned to CPU1=CA35
  are deactivated
- RET_PD: D1 domain retention (VDDCore is reduced) to support
          the LPLV-Stop1 mode

Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>

...

This commit is contained in:

Patrick Delaunay 2024-04-25 17:45:55 +02:00 • committed by Alexandre Torgue

parent 624aa659af

commit 9c8d852dab

2 changed files with 25 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

arch/arm64/boot/dts/st/stm32mp251.dtsi

View file

9

arch/arm64/boot/dts/st/stm32mp253.dtsi

View file