RISC-V: Detect Smstateen extension

Browse source

Extend the ISA string parsing to detect the Smstateen extension. If the
extension is enabled then access to certain 'state' such as AIA CSRs in
VS mode is controlled by *stateen0 registers.

Signed-off-by: Mayuresh Chitale <mchitale@ventanamicro.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Signed-off-by: Anup Patel <anup@brainfault.org>

...

This commit is contained in:

Mayuresh Chitale 2023-09-13 22:08:59 +05:30 • committed by Anup Patel

parent 94f6f0550c

commit 9dbaf38100

2 changed files with 2 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

arch/riscv/include/asm/hwcap.h

View file

1

arch/riscv/kernel/cpufeature.c

View file