ASoC: renesas: rz-ssi: Add support for 24 bits sample width

Add support for 24 bits sample format width for RZ/G2L SoCs.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://patch.msgid.link/20251114075856.4751-5-biju.das.jz@bp.renesas.com
Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Biju Das 2025-11-14 07:58:51 +00:00 • committed by Mark Brown
commit 9e10709f83
No known key found for this signature in database
GPG key ID: 24D68B725D5487D0