clk: tegra: Initialize PLL_C to sane rate on Tegra30

Browse source

If the bootloader does not touch PLL_C it will stay in its reset state,
failing to lock when enabled. This leads to consumers of this clock to
fail probing. Fix this by always programming the PLL with a sane rate,
which allows it to lock, at startup.

Signed-off-by: Lucas Stach <dev@lynxeye.de>
Signed-off-by: Thierry Reding <treding@nvidia.com>

...

This commit is contained in:

Lucas Stach 2016-02-29 21:46:06 +01:00 • committed by Thierry Reding

parent 926655f929

commit a02cc84a31

1 changed files with 1 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/clk/tegra/clk-tegra30.c

View file