drm/amd/display: Add MPC 3DLUT resource management

Browse source

[Why & How]
Number of 3DLUT's in MPC are not equal to number of pipes.
Resource management is required.
Activate on FPGA entire tm solution  which includes
the following :hdr multiplier, shaper, 3dlut.

Signed-off-by: Vitaly Prosyak <vitaly.prosyak@amd.com>
Reviewed-by: Charlene Liu <Charlene.Liu@amd.com>
Acked-by: Gary Kattan <Gary.Kattan@amd.com>
Acked-by: Leo Li <sunpeng.li@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Vitaly Prosyak 2019-06-21 10:13:16 -05:00 • committed by Alex Deucher

parent 70f1476a7e

commit a208009869

3 changed files with 18 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/gpu/drm/amd/display/dc/core/dc_surface.c

View file

16

drivers/gpu/drm/amd/display/dc/dc.h

View file

4

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c

View file