ARM: perf: add mode exclusion for Cortex-A15 PMU

Browse source

The Cortex-A15 PMU implements the PMUv2 specification and therefore
has support for some mode exclusion.

This patch adds support for excluding user, kernel and hypervisor counts
from a given event.

Acked-by: Jamie Iles <jamie@jamieiles.com>
Reviewed-by: Jean Pihet <j-pihet@ti.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>

...

This commit is contained in:

Will Deacon 2011-07-19 13:53:36 +01:00

parent 05d22fde3c

commit a505addc36

1 changed files with 49 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

58

arch/arm/kernel/perf_event_v7.c

View file