gpu: nova-core: Blackwell: use correct sysmem flush registers

Browse source

Blackwell GPUs moved the sysmem flush page registers away from the
Ampere/Ada location. GB10x routes the flush through a pair of HSHUB0
register sets (primary and egress) that must both be programmed to
the same address. GB20x routes it through FBHUB0.

Define these registers relative to their HSHUB0 and FBHUB0 bases, as
Open RM does, and implement the flush paths in the GB10x and GB20x
framebuffer HALs.

Signed-off-by: John Hubbard <jhubbard@nvidia.com>
Reviewed-by: Eliot Courtney <ecourtney@nvidia.com>
Link: https://patch.msgid.link/20260602032111.224790-7-jhubbard@nvidia.com
Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>

...

This commit is contained in:

John Hubbard 2026-06-01 20:20:54 -07:00 • committed by Alexandre Courbot

parent f66287cf15

commit a5bf742bc2

3 changed files with 154 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

66

drivers/gpu/nova-core/fb/hal/gb100.rs

View file

49

drivers/gpu/nova-core/fb/hal/gb202.rs

View file

45

drivers/gpu/nova-core/regs.rs

View file