loongarch: implement the new page table range API

Browse source

Add update_mmu_cache_range() and change _PFN_SHIFT to PFN_PTE_SHIFT.  It
would probably be more efficient to implement __update_tlb() by flushing
the entire folio instead of calling __update_tlb() N times, but I'll leave
that for someone who understands the architecture better.

Link: https://lkml.kernel.org/r/20230802151406.3735276-15-willy@infradead.org
Signed-off-by: Matthew Wilcox (Oracle) <willy@infradead.org>
Acked-by: Mike Rapoport (IBM) <rppt@kernel.org>
Cc: Huacai Chen <chenhuacai@kernel.org>
Cc: WANG Xuerui <kernel@xen0n.name>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>

...

This commit is contained in:

Matthew Wilcox (Oracle) 2023-08-02 16:13:42 +01:00 • committed by Andrew Morton

parent 876397837d

commit a6d01af08b

5 changed files with 23 additions and 19 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

arch/loongarch/include/asm/cacheflush.h

View file

4

arch/loongarch/include/asm/pgtable-bits.h

View file

33

arch/loongarch/include/asm/pgtable.h

View file

2

arch/loongarch/mm/pgtable.c

View file

2

arch/loongarch/mm/tlb.c

View file