drm/amd/display: Refactor FPGA-specific link setup

Browse source

FPGA doesn't program backend, so we don't need certain link settings
(audio stream for example).

Signed-off-by: Nikola Cornij <nikola.cornij@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Nikola Cornij 2018-08-16 14:27:11 -04:00 • committed by Alex Deucher

parent 19a86c0851

commit aa9c4abe46

3 changed files with 32 additions and 40 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

60

drivers/gpu/drm/amd/display/dc/core/dc_link.c

View file

15

drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c

View file

1

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c

View file