x86/apic: Support 15 bits of APIC ID in MSI where available

Browse source

Some hypervisors can allow the guest to use the Extended Destination ID
field in the MSI address to address up to 32768 CPUs.

This applies to all downstream devices which generate MSI cycles,
including HPET, I/O-APIC and PCI MSI.

HPET and PCI MSI use the same __irq_msi_compose_msg() function, while
I/O-APIC generates its own and had support for the extended bits added in
a previous commit.

Signed-off-by: David Woodhouse <dwmw@amazon.co.uk>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Link: https://lore.kernel.org/r/20201024213535.443185-33-dwmw2@infradead.org

...

This commit is contained in:

David Woodhouse 2020-10-24 22:35:32 +01:00 • committed by Thomas Gleixner

parent 51130d2188

commit ab0f59c6f1

4 changed files with 29 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

arch/x86/include/asm/msi.h

View file

2

arch/x86/include/asm/x86_init.h

View file

26

arch/x86/kernel/apic/apic.c

View file

1

arch/x86/kernel/x86_init.c

View file