clk: clk-loongson2: add clock controller driver support

Browse source

This driver provides support for clock controller on Loongson-2 SoC,
the Loongson-2 SoC uses a 100MHz clock as the PLL reference clock,
there are five independent PLLs inside, each of which PLL can
provide up to three sets of frequency dependent clock outputs.

Signed-off-by: Yinbo Zhu <zhuyinbo@loongson.cn>
Link: https://lore.kernel.org/r/20230323025229.2971-2-zhuyinbo@loongson.cn
Signed-off-by: Stephen Boyd <sboyd@kernel.org>

...

This commit is contained in:

Yinbo Zhu 2023-03-23 10:52:29 +08:00 • committed by Stephen Boyd

parent d8c0ee307a

commit acc0ccffec

4 changed files with 352 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

MAINTAINERS

View file

9

drivers/clk/Kconfig

View file

1

drivers/clk/Makefile

View file

341

drivers/clk/clk-loongson2.c

View file