dt: amd-seattle: fix PCIe legacy interrupt routing

Browse source

The AMD Seattle SOC can be configured to expose up to 3 PCIe root
ports, each of which is wired to 4 dedicated SPI wired interrupts
for legacy INTx support. Update the SOC DT description to reflect
this.

Fix a stale comment about the size of the MMIO64 resource window
while at it.

Signed-off-by: Ard Biesheuvel <ardb@kernel.org>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>

...

This commit is contained in:

Ard Biesheuvel 2019-12-03 15:23:02 +00:00 • committed by Arnd Bergmann

parent 9bd9a063ac

commit acd9208ef8

No known key found for this signature in database

GPG key ID: 9A6C79EFE60018D9

1 changed files with 16 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

22

arch/arm64/boot/dts/amd/amd-seattle-soc.dtsi

View file