drm/xe: Enforce correct user fence signaling order using

Browse source

Prevent application hangs caused by out-of-order fence signaling when
user fences are attached. Use drm_syncobj (via dma-fence-chain) to
guarantee that each user fence signals in order, regardless of the
signaling order of the attached fences. Ensure user fence writebacks to
user space occur in the correct sequence.

v7:
 - Skip drm_syncbj create of error (CI)

Fixes: dd08ebf6c3 ("drm/xe: Introduce a new DRM driver for Intel GPUs")
Signed-off-by: Matthew Brost <matthew.brost@intel.com>
Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Link: https://patch.msgid.link/20251031234050.3043507-2-matthew.brost@intel.com

...

This commit is contained in:

Matthew Brost 2025-10-31 16:40:45 -07:00

parent a4ff26b7c8

commit adda4e855a

9 changed files with 86 additions and 18 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/gpu/drm/xe/xe_exec.c

View file

14

drivers/gpu/drm/xe/xe_exec_queue.c

View file

7

drivers/gpu/drm/xe/xe_exec_queue_types.h

View file

45

drivers/gpu/drm/xe/xe_oa.c

View file

8

drivers/gpu/drm/xe/xe_oa_types.h

View file

17

drivers/gpu/drm/xe/xe_sync.c

View file

3

drivers/gpu/drm/xe/xe_sync.h

View file

3

drivers/gpu/drm/xe/xe_sync_types.h

View file

4

drivers/gpu/drm/xe/xe_vm.c

View file