drm/amdgpu: add defines for DF and TCP Hashing

Browse source

On Arcturus, we need TC channel hashing, which is set by the
driver, to match DF hashing, which is set by VBIOS. To match
these, we plan to query the DF information and then properly
set the TC configuration bits to match them.

This patch adds the required fields to register definitions
in preparation for a future patch which will use them.

Signed-off-by: Joseph Greathouse <Joseph.Greathouse@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Joseph Greathouse 2020-01-09 17:07:12 -06:00 • committed by Alex Deucher

parent bdf84a80e0

commit ae99fc35ce

3 changed files with 17 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/gpu/drm/amd/include/asic_reg/df/df_3_6_offset.h

View file

8

drivers/gpu/drm/amd/include/asic_reg/df/df_3_6_sh_mask.h

View file

6

drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h

View file