net/mlx5: DR, Add support for isolate_vl_tc QP

Browse source

When using SW steering, rule insertion rate depends on the RDMA RC QP
performance used for writing to the ICM. During stress this QP is competing
on the HW resources with all the other QPs that are used to send data.
To protect SW steering QP's performance in such cases, we set this QP to
use isolated VL. The VL number is reserved by FW and is not exposed to the
driver.
Support for this QP on isolated VL exists only when both force-loopback and
isolate_vl_tc capabilities are set.

Signed-off-by: Alex Vesker <valex@mellanox.com>
Signed-off-by: Yevgeny Kliteynik <kliteyn@nvidia.com>
Signed-off-by: Saeed Mahameed <saeedm@nvidia.com>

...

This commit is contained in:

Yevgeny Kliteynik 2020-11-03 01:31:53 +02:00 • committed by Saeed Mahameed

parent 7304d603a5

commit aeacb52a8d

4 changed files with 14 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/net/ethernet/mellanox/mlx5/core/steering/dr_cmd.c

View file

7

drivers/net/ethernet/mellanox/mlx5/core/steering/dr_send.c

View file

2

drivers/net/ethernet/mellanox/mlx5/core/steering/dr_types.h

View file

4

include/linux/mlx5/mlx5_ifc.h

View file