perf/x86: Expose CPUID enumeration bits for arch LBR

Browse source

The LBR capabilities of Architecture LBR are retrieved from the CPUID
enumeration once at boot time. The capabilities have to be saved for
future usage.

Several new fields are added into structure x86_pmu to indicate the
capabilities. The fields will be used in the following patches.

Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Link: https://lkml.kernel.org/r/1593780569-62993-9-git-send-email-kan.liang@linux.intel.com

...

This commit is contained in:

Kan Liang 2020-07-03 05:49:14 -07:00 • committed by Peter Zijlstra

parent d6a162a41b

commit af6cf12970

2 changed files with 53 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

13

arch/x86/events/perf_event.h

View file

40

arch/x86/include/asm/perf_event.h

View file