clk: allow a clk divider with max divisor when zero

Browse source

This commit allows certain Broadcom STB clock dividers to be used with
clk-divider.c.  It allows for a clock whose field value is the equal
to the divisor, execpt when the field value is zero, in which case the
divisor is 2^width.  For example, consider a divisor clock with a two
bit field:

value		divisor
0		4
1		1
2		2
3		3

Signed-off-by: Jim Quinlan <jim2101024@gmail.com>
Signed-off-by: Michael Turquette <mturquette@baylibre.com>

...

This commit is contained in:

Jim Quinlan 2015-05-15 15:45:47 -04:00 • committed by Stephen Boyd

parent 25d4d341d3

commit afe76c8fd0

2 changed files with 15 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

drivers/clk/clk-divider.c

View file

4

include/linux/clk-provider.h

View file