drm/msm: Implement preemption for A5XX targets

Browse source

Implement preemption for A5XX targets - this allows multiple
ringbuffers for different priorities with automatic preemption
of a lower priority ringbuffer if a higher one is ready.

Signed-off-by: Jordan Crouse <jcrouse@codeaurora.org>
Signed-off-by: Rob Clark <robdclark@gmail.com>

...

This commit is contained in:

Jordan Crouse 2017-10-20 11:07:01 -06:00 • committed by Rob Clark

parent 4d87fc32df

commit b1fc2839d2

10 changed files with 599 additions and 20 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/gpu/drm/msm/Makefile

View file

176

drivers/gpu/drm/msm/adreno/a5xx_gpu.c

View file

107

drivers/gpu/drm/msm/adreno/a5xx_gpu.h

View file

305

drivers/gpu/drm/msm/adreno/a5xx_preempt.c

View file

14

drivers/gpu/drm/msm/adreno/adreno_gpu.c

View file

7

drivers/gpu/drm/msm/adreno/adreno_gpu.h

View file

2

drivers/gpu/drm/msm/msm_drv.h

View file

5

drivers/gpu/drm/msm/msm_gpu.c

View file

1

drivers/gpu/drm/msm/msm_ringbuffer.c

View file

1

drivers/gpu/drm/msm/msm_ringbuffer.h

View file