clk: tegra: Define PLLD_DSI and remove dsia(b)_mux

Browse source

PLLD is the only parent for DSIA & DSIB on Tegra124 and
Tegra132. Besides, BIT 30 in PLLD_MISC register controls
the output of DSI clock.

So this patch removes "dsia_mux" & "dsib_mux", and create
a new clock "plld_dsi" to represent the DSI clock enable
control.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: Mark Zhang <markz@nvidia.com>

...

This commit is contained in:

Mark Zhang 2014-12-09 14:59:59 +08:00 • committed by Peter De Schrijver

parent 08acae34e8

commit b270491eb9

5 changed files with 27 additions and 29 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/clk/tegra/clk-id.h

View file

2

drivers/clk/tegra/clk-tegra-periph.c

View file

10

drivers/clk/tegra/clk-tegra114.c

View file

36

drivers/clk/tegra/clk-tegra124.c

View file

6

include/dt-bindings/clock/tegra124-car-common.h

View file