clk: rockchip: rk3568: Add PLL rate for 128MHz

Browse source

Add PLL rate for 128MHz to allow the panel for the Anbernic RG-ARC
series to run at 60hz.

Signed-off-by: Chris Morgan <macromorgan@hotmail.com>
Link: https://lore.kernel.org/r/20240123212111.202146-4-macroalpha82@gmail.com
Signed-off-by: Heiko Stuebner <heiko@sntech.de>

...

This commit is contained in:

Chris Morgan 2024-01-23 15:21:10 -06:00 • committed by Heiko Stuebner

parent 6613476e22

commit b3244351e2

1 changed files with 1 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/clk/rockchip/clk-rk3568.c

View file