spi: cadence-quadspi: Add multi-chipselect support for Intel LGM SoC

Browse source

Add multiple chipselect support for Intel LGM SoCs,
currently QSPI-NOR and QSPI-NAND supported.

Signed-off-by: Ramuthevar Vadivel Murugan <vadivel.muruganx.ramuthevar@linux.intel.com>
Link: https://lore.kernel.org/r/20201124041840.31066-4-vadivel.muruganx.ramuthevar@linux.intel.com
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Ramuthevar Vadivel Murugan 2020-11-24 12:18:38 +08:00 • committed by Mark Brown

parent ad2775dc3f

commit b436fb7d29

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 6 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

6

drivers/spi/spi-cadence-quadspi.c

View file