drm/amd/display: Add Interface to set FIFO ERRDET SW Override

Browse source

[WHY]
HW has handed down a new sequence which requires access to the FIFO
ERRDET SW Override register.

Signed-off-by: Wesley Chalmers <Wesley.Chalmers@amd.com>
Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Acked-by: Stylon Wang <stylon.wang@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Wesley Chalmers 2021-05-06 14:51:20 -04:00 • committed by Alex Deucher

parent bd4fd2510e

commit b4d56e0c50

6 changed files with 41 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

10

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.c

View file

29

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dccg.h

View file

1

drivers/gpu/drm/amd/display/dc/dcn21/dcn21_dccg.c

View file

1

drivers/gpu/drm/amd/display/dc/dcn30/dcn30_dccg.c

View file

1

drivers/gpu/drm/amd/display/dc/dcn301/dcn301_dccg.c

View file

2

drivers/gpu/drm/amd/display/dc/inc/hw/dccg.h

View file