RISC-V: remove timer leftovers

Browse source

This code is currently unused and will be added back later in a different
place with the real interrupt and clocksource support.

Signed-off-by: Christoph Hellwig <hch@lst.de>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>

...

This commit is contained in:

Christoph Hellwig 2018-08-04 10:23:12 +02:00 • committed by Palmer Dabbelt

parent 5b5c2a2c44

commit b9490350f7

No known key found for this signature in database

GPG key ID: EF4CA1502CCBAB41

1 changed files with 0 additions and 21 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

21

arch/riscv/kernel/time.c

View file