mlxsw: reg: Add Port Prio To Buffer register

Browse source

When packets ingress the switch they are assigned a switch priority
number that dictates the packet's priority group (PG) buffer in the
port's headroom buffer.

Add the Port Prio To Buffer (PPTB) register, which configures the switch
priority to PG mapping.

Signed-off-by: Ido Schimmel <idosch@mellanox.com>
Signed-off-by: Jiri Pirko <jiri@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>

...

This commit is contained in:

Ido Schimmel 2016-04-06 17:10:00 +02:00 • committed by David S. Miller

parent 92b6d35fac

commit b98ff151b6

1 changed files with 83 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

83

drivers/net/ethernet/mellanox/mlxsw/reg.h

View file