mips: dts: ralink: mt7621: add port@5 as CPU port

Browse source

On MT7621AT, MT7621DAT, and MT7621ST SoCs, port 5 of the MT7530 switch is
connected to the second MAC of the SoC as a CPU port. Add the port and set
up the second MAC on the bindings. Revert PHY muxing on GB-PC1.

There's an external PHY connected to the second MAC of the SoC on GB-PC2,
therefore, disable port@5 for this device.

Signed-off-by: Arınç ÜNAL <arinc.unal@arinc9.com>
Acked-by: Sergio Paracuellos <sergio.paracuellos@gmail.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>

...

This commit is contained in:

Arınç ÜNAL 2023-02-11 13:49:15 +03:00 • committed by Thomas Bogendoerfer

parent 09e61efd88

commit bae833414b

3 changed files with 31 additions and 13 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

arch/mips/boot/dts/ralink/mt7621-gnubee-gb-pc1.dts

View file

9

arch/mips/boot/dts/ralink/mt7621-gnubee-gb-pc2.dts

View file

19

arch/mips/boot/dts/ralink/mt7621.dtsi

View file