powerpc/mpc85xx: Change spin table to cached memory

Browse source

ePAPR v1.1 requires the spin table to be in cached memory. So we need
to change the call argument of ioremap to enable cache and coherence.
We also flush the cache after writing to spin table to keep it compatible
with previous cache-inhibit spin table. Flushing before and after
accessing spin table is recommended by ePAPR.

Signed-off-by: York Sun <yorksun@freescale.com>
Acked-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>

...

This commit is contained in:

York Sun 2012-09-29 16:44:35 -07:00 • committed by Kumar Gala

parent a393d8977a

commit bc15236fbe

1 changed files with 36 additions and 13 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

49

arch/powerpc/platforms/85xx/smp.c

View file