drm/amdgpu/fiji: set UVD CG state when enabling UVD DPM (v2)

Browse source

Need to call the IP cg callbacks.

v2: fix gate logic

Reviewed-by: Eric Huang <JinHuiEric.Huang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Alex Deucher 2016-04-29 11:20:32 -04:00

parent ce90dbd9b8

commit bdf1ecea3c

1 changed files with 9 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

11

drivers/gpu/drm/amd/powerplay/hwmgr/fiji_clockpowergating.c

View file