clk: tegra: No 7.1 super clk dividers on Tegra20

Browse source

Unlike Tegra30, Tegra20 does not have a 7.1 divider for the CPU superclk.
Remove the clocks related to the divider.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>

...

This commit is contained in:

Peter De Schrijver 2013-02-08 14:44:09 +02:00 • committed by Stephen Warren

parent 02e75d6488

commit bf161d2163

1 changed files with 2 additions and 34 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

36

drivers/clk/tegra/clk-tegra20.c

View file