Amlogic clock updates for v5.17

Browse source

* Fix MPLL0 gxbb SDM enable
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEE9OFZrhjz9W1fG7cb5vwPHDfy2oUFAmHF1sUACgkQ5vwPHDfy
 2oWQ/xAAgI95laLeXBAAWrbm+kQ7kwr/JnIPGu4ZkOvLvorkaMAqlL008TpvMlOG
 ozY+FfIX/XBrSMfW53I4R9vUBzW2Tb5atM7oQi/7FWxayfwFIv44RsYrUOa/RA0t
 y7Rn+Hrh2m0gMzNcPOS9ci7REfdgzly9HDoLIekrCV5aAXoYFOqrc4G06EF2lKoL
 60+7GoL3svh1iIJqoFyj7sjVxP8xqJvmmShhbU5KI0PmjxLSjBQ4Az+Dzu93YIE9
 0z1ZWZbnyYBg1+Rj1vBgwCMgWCcF1J6GQqzJzbNvxHaXS6Ymswehx7fXw30frszm
 7NuoNeEc/7NhOiVi5yDoKHewEBpIn9I8Gm29ia7RkF1J3DuFhRofg++gPuSdRMVc
 OGDprdwA59eXLOLuhUDua91XQEKmOGhDxc+mdJSH1DZ1j8npBmjfuCBNSjozDlDX
 HzqllLzbLBWArKbCt+AUDLb8RaNW9+uXEYvJvZW+cWOyXWtEGRm4pUuDGrHsa4Fe
 vA+hALjbQAm4LgM/+YqjjKlNn7mpHzmN5J30F8TMyKC9GzEzAmDSMVRF3eSu8lZm
 /CRt/cyQ22NH+dDdZVp1AmyFT6sLT/vwo46iC+EQOZBcLRJy0yu88KMhh+XEQt4Z
 629B56aCZF7GJfxw8XxTZed4ijeVC5rNC8SFu4TdLpZBdrzfpYQ=
 =bZFF
 -----END PGP SIGNATURE-----

Merge tag 'clk-meson-v5.17-1' of https://github.com/BayLibre/clk-meson into clk-amlogic

Pull an Amlogic clock driver update from Jerome Brunet:

 - Fix MPLL0 gxbb SDM enable

* tag 'clk-meson-v5.17-1' of https://github.com/BayLibre/clk-meson:
  clk: meson: gxbb: Fix the SDM_EN bit for MPLL0 on GXBB

...

This commit is contained in:

Stephen Boyd 2021-12-28 21:36:40 -08:00

parent fa55b7dcdc ff54938dd1

commit c1001a62f2

1 changed files with 41 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

44

drivers/clk/meson/gxbb.c

View file