media: ccs-pll: Don't use div_u64 to divide a 32-bit number

Browse source

pll->pll_op_clk_freq is a 32-bit number. It does not need div_u64 to
divide it.

Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>

...

This commit is contained in:

Sakari Ailus 2020-06-25 14:13:55 +02:00 • committed by Mauro Carvalho Chehab

parent 583791191c

commit c3833a228c

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/media/i2c/ccs-pll.c

View file