drm/i915/display: Switch DG2 to use DPLL framework

Browse source

Now that DG2 has a DPLL manager and its users are prepared to obtain
clock state through the framework, switch the platform over to use the
shared DPLL manager.

Remove specific MPLLB state verification and use .compare_hw function
hook to compare HW and SW PLL states.

Assisted-by: Copilot:claude-sonnet-4-6
Signed-off-by: Mika Kahola <mika.kahola@intel.com>
Reviewed-by: Michał Grzelak <michal.grzelak@intel.com>
Link: https://patch.msgid.link/20260630115336.1059976-5-mika.kahola@intel.com

...

This commit is contained in:

Mika Kahola 2026-06-30 11:53:36 +00:00

parent 6cff97dd5d

commit c39a65033b

4 changed files with 8 additions and 57 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/gpu/drm/i915/display/intel_ddi.c

View file

13

drivers/gpu/drm/i915/display/intel_dpll_mgr.c

View file

1

drivers/gpu/drm/i915/display/intel_modeset_verify.c

View file

49

drivers/gpu/drm/i915/display/intel_snps_phy.c

View file