riscv: dts: sophgo: add initial CV1800B SoC device tree

Browse source

Add initial device tree for the CV1800B RISC-V SoC by SOPHGO.

Signed-off-by: Jisheng Zhang <jszhang@kernel.org>
Acked-by: Chen Wang <unicorn_wang@outlook.com>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

...

This commit is contained in:

Jisheng Zhang 2023-10-06 20:14:48 +08:00 • committed by Conor Dooley

parent 32ecb28b8e

commit c3dffa879c

1 changed files with 123 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

123

arch/riscv/boot/dts/sophgo/cv1800b.dtsi

View file