arm64: dts: renesas: rzg3e-smarc-som: Add Versa3 clock generator

Browse source

Add the Renesas 5P35023 (Versa3) programmable clock generator on the
I2C2 bus along with its 24MHz input clock (x2 oscillator) to feed the
audio subsystem.

The Versa3 provides the following clock outputs:
  - Output 0: 24MHz (reference),
  - Output 1: 12.288MHz (audio, 48kHz family),
  - Output 2: 11.2896MHz (audio, 44.1kHz family),
  - Output 3: 12.288MHz (audio),
  - Output 4: 25MHz (DIFF1, Ethernet).

These clocks are required for the audio codec and the Ethernet
controller found on the RZ/G3E SMARC EVK.

Output 5 (DIFF2) is left out, as it is not connected on this board.

Signed-off-by: John Madieu <john.madieu.xa@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20260619083951.3777556-3-john.madieu.xa@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

...

This commit is contained in:

John Madieu 2026-06-19 08:39:49 +00:00 • committed by Geert Uytterhoeven

parent 7cb769eb22

commit c42be528a5

1 changed files with 20 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

20

arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi

View file