spi: tegra114: flush fifos

Browse source

Fixes: Flush TX and RX FIFOs before start of new transfer and on FIFO
overflow or underrun errors.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Sowjanya Komatineni 2019-03-26 22:56:28 -07:00 • committed by Mark Brown

parent 32bd1a9551

commit c4fc9e5b28

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 30 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

39

drivers/spi/spi-tegra114.c

View file