ACPICA: Fix writes to optional PM1B registers

Browse source

On read, shift B register bits above the A bits. On write,
shift B bits down to zero before writing the B register. New:
acpi_hw_read_multiple, acpi_hw_write_multiple. These two functions now
transparently handle the (possible) split registers for PM1 Status,
Enable, and Control.

Signed-off-by: Bob Moore <robert.moore@intel.com>
Signed-off-by: Lin Ming <ming.m.lin@intel.com>
Signed-off-by: Len Brown <len.brown@intel.com>

...

This commit is contained in:

Bob Moore 2009-02-18 14:20:12 +08:00 • committed by Len Brown

parent d3319d1717

commit c520abadbc

1 changed files with 140 additions and 65 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

205

drivers/acpi/acpica/hwregs.c

View file