sh: pci: Set pci_cache_line_size on SH7780 via the PCICLS register.

Browse source

The SH7780 PCIC contains a read-only cache line size register that we can
derive pci_cache_line_size from. So, make sure that the software idea of
the cache line size actually matches the host controller's idea.

Signed-off-by: Paul Mundt <lethal@linux-sh.org>

...

This commit is contained in:

Paul Mundt 2009-04-17 16:38:00 +09:00

parent ab78cbcf68

commit c66c1d79a9

1 changed files with 12 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

21

arch/sh/drivers/pci/pci-sh7780.c

View file