drm/i915: Record platform specific ppGTT size in intel_device_info

Browse source

As the maximum addressable bits is determined by platform, record that
information in our static chipset tables. This has the advantage of
being clearly recorded in our capability dumps for dmesg, debugfs and
error states.

Based on a patch by Bob Paauwe.

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Bob Paauwe <bob.j.paauwe@intel.com>
Cc: Matthew Auld <matthew.william.auld@gmail.com>
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190314223839.28258-2-chris@chris-wilson.co.uk

...

This commit is contained in:

Chris Wilson 2019-03-14 22:38:36 +00:00

parent ca6ac684de

commit cbecbccaa1

6 changed files with 22 additions and 17 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/gpu/drm/i915/i915_drv.h

View file

8

drivers/gpu/drm/i915/i915_gem_gtt.c

View file

18

drivers/gpu/drm/i915/i915_pci.c

View file

2

drivers/gpu/drm/i915/intel_device_info.c

View file

6

drivers/gpu/drm/i915/intel_device_info.h

View file

3

drivers/gpu/drm/i915/selftests/huge_pages.c

View file