clk: qoriq: add more PLL divider clocks support

Browse source

More PLL divider clocks are needed by clock consumer IP. So enlarge
the PLL divider array to accommodate more divider clocks.

Signed-off-by: Yuantian Tang <andy.tang@nxp.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>

...

This commit is contained in:

Yuantian Tang 2019-04-22 17:15:09 +08:00 • committed by Stephen Boyd

parent f34b2c26fc

commit cc61ab9ba2

1 changed files with 3 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

5

drivers/clk/clk-qoriq.c

View file