Samsung SoC clock drivers changes for 6.10

Browse source

1. Allow choice of manual or firmware-driven control over PLLs, needed
    to fully implement CPU clock controllers on Exynos850.
 
 2. Correct PLL clock IDs on ExynosAutov9.
 
 3. Google GS101:
    - Propagate certain clock rates to allow setting proper SPI clock
      rates.
    - Add HSI0 and HSI2 clock controllers.
    - Mark certain clocks critical.
 
 4. Convert old S3C64xx clock controller bindings to DT schema.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmY7mrMQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD11/AD/0Th1ZFIlHbZ2/2Jl+rSNegEP3q+j5b2GaD
 WObfgIjCraLW+bBX4sd53fFNVUvhkBwGcXPUP6+rbJjm1hlQw5DuTJd2IUrs6GVw
 ta/9KXsOFmt/GsenrcSU+AUTKZSnC7zFaUVctoC4nuvvjJVqhwDvb40BH7lQvdin
 VGjV4/MDpgB53TBpyRKEQBIVBYjsJ58O/gidyLgmh748Tv1Fn9wgme3w/D/cCv1P
 UnwYGbsXPZhYXOt+svHlCBySSnrx2gDq2G1DXT7qHNNUT9Y8Y7d+45YjOygYcL+3
 ALwXXbOAz0HVQPEpHpQJ66C3EgQ/dQKPQlCAu1qt+DVElte1ofCPG6mBfVSKSPF8
 yBhMA9EU3RZti0UmK3Qlk2zkD2wZoAEAcCyYA9YGoT9pMBiUL5gVfsz6yPdSLu7T
 fbAYMQLy/ghK56TyfLiAAWunMiiB8LzAhz6l0PpM7bSl5qR0ZHAPbSmQPAJ8xDyO
 DAe8LWddyMSpPYipL748qmRLMW8a3RM/oy+fJu3e9B1EBHaJemL5nO8k2rQmH0Qe
 GsGsGjafwT6fGCUJL2RUCeMvJVoDTRIAkon9/LCbtlYWoBxRm+kGJmfhXEQOVi2R
 mg2RbCVXF2dnPKPiM0qHti/FpldjJqY8z6U1NS+ZdNnAg2KXBORXzOHDRzTbJZvx
 Sx6fRc4RJQ==
 =xWaH
 -----END PGP SIGNATURE-----

Merge tag 'samsung-clk-6.10-2' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into clk-samsung

Pull Samsung clk driver updates from Krzysztof Kozlowski:

 - Allow choice of manual or firmware-driven control over PLLs, needed
   to fully implement CPU clock controllers on Exynos850
 - Correct PLL clock IDs on ExynosAutov9
 - Propagate certain clock rates to allow setting proper SPI clock
   rates on Google GS101
 - Add HSI0 and HSI2 clock controllers for Google GS101
 - Mark certain Google GS101 clocks critical
 - Convert old S3C64xx clock controller bindings to DT schema

* tag 'samsung-clk-6.10-2' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux:
  clk: samsung: gs101: drop unused HSI2 clock parent data
  clk: samsung: gs101: mark some apm UASC and XIU clocks critical
  clk: samsung: gs101: add support for cmu_hsi2
  clk: samsung: gs101: add support for cmu_hsi0
  dt-bindings: clock: google,gs101-clock: add HSI2 clock management unit
  dt-bindings: clock: google,gs101-clock: add HSI0 clock management unit
  clk: samsung: gs101: propagate PERIC1 USI SPI clock rate
  clk: samsung: gs101: propagate PERIC0 USI SPI clock rate
  clk: samsung: exynosautov9: fix wrong pll clock id value
  dt-bindings: clock: samsung,s3c6400-clock: convert to DT Schema
  clk: samsung: exynos850: Add CMU_CPUCL0 and CMU_CPUCL1
  clk: samsung: Implement manual PLL control for ARM64 SoCs

...

This commit is contained in:

Stephen Boyd 2024-05-08 18:15:23 -07:00

parent 4cece76496 7c18b0a5aa

commit ce68962854

9 changed files with 1807 additions and 208 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

55

Documentation/devicetree/bindings/clock/google,gs101-clock.yaml

View file

57

Documentation/devicetree/bindings/clock/samsung,s3c6400-clock.yaml

View file

76

Documentation/devicetree/bindings/clock/samsung,s3c64xx-clock.txt

View file

56

drivers/clk/samsung/clk-exynos-arm64.c

View file

440

drivers/clk/samsung/clk-exynos850.c

View file

8

drivers/clk/samsung/clk-exynosautov9.c

View file

1192

drivers/clk/samsung/clk-gs101.c

View file

15

drivers/clk/samsung/clk.h

View file

116

include/dt-bindings/clock/google,gs101.h

View file