clk: rockchip: Fix wrong parents for MMC phase clock for rk3328

Browse source

commit c420c1e4db22 ("clk: rockchip: Prevent calculating mmc phase if
clock rate is zero") catches some gremlins for clk-rk3328.c that the
parents of MMC phase clock should be clk_{sdmmc, sdio, emmc}, but not
sclk_{sdmmc, sdio, emmc}.

Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>

...

This commit is contained in:

Shawn Lin 2018-03-21 10:39:18 +08:00 • committed by Heiko Stuebner

parent 4b0556a441

commit ce84eca927

1 changed files with 8 additions and 8 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

drivers/clk/rockchip/clk-rk3328.c

View file