dt-bindings: phy: Add DT bindings for Xilinx ZynqMP PSGTR PHY

Browse source

Add DT bindings for the Xilinx ZynqMP PHY. ZynqMP SoCs have a High Speed
Processing System Gigabit Transceiver which provides PHY capabilities to
USB, SATA, PCIE, Display Port and Ehernet SGMII controllers.

Signed-off-by: Anurag Kumar Vulisha <anurag.kumar.vulisha@xilinx.com>
Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20200629120054.29338-2-laurent.pinchart@ideasonboard.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>

...

This commit is contained in:

Anurag Kumar Vulisha 2020-06-29 15:00:52 +03:00 • committed by Vinod Koul

parent dcbec04650

commit cea0f76a48

2 changed files with 106 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

105

Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml

View file

1

include/dt-bindings/phy/phy.h

View file