riscv: misaligned: request misaligned exception from SBI

Browse source

Now that the kernel can handle misaligned accesses in S-mode, request
misaligned access exception delegation from SBI. This uses the FWFT SBI
extension defined in SBI version 3.0.

Signed-off-by: Clément Léger <cleger@rivosinc.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Link: https://lore.kernel.org/r/20250523101932.1594077-7-cleger@rivosinc.com
Signed-off-by: Palmer Dabbelt <palmer@dabbelt.com>

...

This commit is contained in:

Clément Léger 2025-05-23 12:19:23 +02:00 • committed by Palmer Dabbelt

parent c4a50db1e1

commit cf5a8abc65

No known key found for this signature in database

GPG key ID: 2E1319F35FBB1889

3 changed files with 77 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

arch/riscv/include/asm/cpufeature.h

View file

71

arch/riscv/kernel/traps_misaligned.c

View file

8

arch/riscv/kernel/unaligned_access_speed.c

View file