dt-bindings: clock: tegra-car: Document new clock sub-nodes

Browse source

Document sub-nodes which describe Tegra SoC clocks that require a higher
voltage of the core power domain in order to operate properly on a higher
clock rates.  Each node contains a phandle to OPP table and power domain.

The root PLLs and system clocks don't have any specific device dedicated
to them, clock controller is in charge of managing power for them.

Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>

...

This commit is contained in:

Dmitry Osipenko 2021-12-01 02:23:11 +03:00 • committed by Thierry Reding

parent f64de71a93

commit d0e70d1304

1 changed files with 37 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

37

Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml

View file