KVM: arm64: gic-v5: Trap and mask guest ICC_PPI_ENABLERx_EL1 writes

Browse source

A guest should not be able to detect if a PPI that is not exposed to
the guest is implemented or not. Avoid the guest enabling any PPIs
that are not implemented as far as the guest is concerned by trapping
and masking writes to the two ICC_PPI_ENABLERx_EL1 registers.

When a guest writes these registers, the write is masked with the set
of PPIs actually exposed to the guest, and the state is written back
to KVM's shadow state. As there is now no way for the guest to change
the PPI enable state without it being trapped, saving of the PPI
Enable state is dropped from guest exit.

Reads for the above registers are not masked. When the guest is
running and reads from the above registers, it is presented with what
KVM provides in the ICH_PPI_ENABLERx_EL2 registers, which is the
masked version of what the guest last wrote.

Signed-off-by: Sascha Bischoff <sascha.bischoff@arm.com>
Reviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com>
Link: https://patch.msgid.link/20260319154937.3619520-25-sascha.bischoff@arm.com
Signed-off-by: Marc Zyngier <maz@kernel.org>

...

This commit is contained in:

Sascha Bischoff 2026-03-19 15:55:57 +00:00 • committed by Marc Zyngier

parent 933e5288fa

commit d1328c6151

4 changed files with 62 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

arch/arm64/include/asm/kvm_host.h

View file

13

arch/arm64/kvm/config.c

View file

4

arch/arm64/kvm/hyp/vgic-v5-sr.c

View file

50

arch/arm64/kvm/sys_regs.c

View file