drm/i915/gt: Support multiple pinned timelines

Browse source

We may need to allocate more than one pinned context/timeline for each
engine which can utilise the per-engine HWSP, so we need to give each
a different offset within it.

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reviewed-by: Matthew Auld <matthew.auld@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200730183906.25422-1-chris@chris-wilson.co.uk
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>

...

This commit is contained in:

Chris Wilson 2020-07-30 19:39:06 +01:00 • committed by Joonas Lahtinen

parent eb4dedae92

commit d1bf5dd8f6

8 changed files with 61 additions and 23 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/gpu/drm/i915/gem/i915_gem_context.c

View file

18

drivers/gpu/drm/i915/gt/intel_engine_cs.c

View file

20

drivers/gpu/drm/i915/gt/intel_lrc.c

View file

3

drivers/gpu/drm/i915/gt/intel_ring_submission.c

View file

12

drivers/gpu/drm/i915/gt/intel_timeline.c

View file

21

drivers/gpu/drm/i915/gt/intel_timeline.h

View file

2

drivers/gpu/drm/i915/gt/mock_engine.c

View file

6

drivers/gpu/drm/i915/gt/selftest_timeline.c

View file