ath9k_hw: Fix incorrect baseband PLL phase shift for AR9485

Browse source

we should program the AR9485 baseband PLL phase shift to 6 and
a redundant setting overwrites the correct value. Remove the
incorrect and unwnated register setting.

Signed-off-by: Senthil Balasubramanian <senthilkumar@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>

...

This commit is contained in:

Senthil Balasubramanian 2011-04-22 11:32:09 +05:30 • committed by John W. Linville

parent 353e5019e0

commit d1c038d620

1 changed files with 0 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/net/wireless/ath/ath9k/hw.c

View file